- Home
- Register
- Attend
- Conference Program
- SC15 Schedule
- Technical Program
- Awards
- Students@SC
- Research with SCinet
- HPC Impact Showcase
- HPC Matters Plenary
- Keynote Address
- Support SC
- SC15 Archive
- Exhibits
- Media
- SCinet
- HPC Matters
SCHEDULE: NOV 15-20, 2015
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Characterizing Memory Throttling Using Processor and Memory Performance
SESSION: Regular & ACM Student Research Competition Poster Reception
EVENT TYPE: Posters, Receptions, ACM Student Research Competition
EVENT TAG(S): HPC Beginner Friendly, Regular Poster
TIME: 5:15PM - 7:00PM
SESSION CHAIR(S): Michela Becchi, Manish Parashar, Dorian C. Arnold
AUTHOR(S):Bo Li, Edgar A. Leon, Kirk W. Cameron
ROOM:Level 4 - Lobby
ABSTRACT:
Memory bandwidth is one of the most important factors contributing to the performance of many HPC applications. Characterizing their sensitivity to this resource may help application and system developers understand the performance tradeoffs when running on multiple systems with different memory characteristics. In this work, we use memory throttling as a means to analyze the impact of the memory system on the performance of applications. We make two contributions. First, we characterize memory throttling in terms of the roofline model of performance. This shows that with throttling we can emulate different memory systems. Second, by identifying the pattern between memory bandwidth utilization of an application and the maximum amount of throttling without affection performance (optimal), we propose an accurate model for predicting the optimal throttling for a given code region. This model can be employed to balance power between components on a power-limited system.
Chair/Author Details:
Michela Becchi, Manish Parashar, Dorian C. Arnold (Chair) - University of Missouri|Rutgers University|University of New Mexico|
Bo Li - Virginia Polytechnic Institute and State University
Edgar A. Leon - Lawrence Livermore National Laboratory
Kirk W. Cameron - Virginia Polytechnic Institute and State University
Click here to download .ics calendar file
