- Home
- Register
- Attend
- Conference Program
- SC15 Schedule
- Technical Program
- Awards
- Students@SC
- Research with SCinet
- HPC Impact Showcase
- HPC Matters Plenary
- Keynote Address
- Support SC
- SC15 Archive
- Exhibits
- Media
- SCinet
- HPC Matters
SCHEDULE: NOV 15-20, 2015
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Optimization of Stencil-Based Fusion Kernels on Tera-Flops Many-Core Architectures
SESSION: Regular & ACM Student Research Competition Poster Reception
EVENT TYPE: Posters, Receptions, ACM Student Research Competition
EVENT TAG(S): HPC Beginner Friendly, Regular Poster
TIME: 5:15PM - 7:00PM
SESSION CHAIR(S): Michela Becchi, Manish Parashar, Dorian C. Arnold
AUTHOR(S):Yuuichi Asahi, Guillaume Latu, Takuya Ina, Yasuhiro Idomura, Virginie Grandgirard, Xavier Garbet
ROOM:Level 4 - Lobby
ABSTRACT:
Plasma turbulence is of great importance in fusion science. However, turbulence simulations are costly so that more computing power is needed for simulating the coming fusion device ITER. This motivates us to develop advanced algorithms and optimizations of fusion codes on Tera-flops many-core architectures like Xeon Phi, Nvidia Tesla and Fujitsu FX100. We evaluate the kernel performance extracted from the hot spots of fusion codes, GYSELA and GT5D, with different numerical algorithms.
For the former kernel, which is based on a semi-Lagrangian scheme with high arithmetic intensity, high-performance is obtained on accelerators (Xeon Phi and Tesla) by applying SIMD optimization. On the other hand, in the latter kernel, which is based on a finite difference scheme, a large shared cache plays a critical role in improving arithmetic intensity, and thus, multi-core CPUs (FX100) with a large shared cache give higher performance.
Chair/Author Details:
Michela Becchi, Manish Parashar, Dorian C. Arnold (Chair) - University of Missouri|Rutgers University|University of New Mexico|
Yuuichi Asahi - Japan Atomic Energy Agency
Guillaume Latu - French Alternative Energies and Atomic Energy Commission
Takuya Ina - Japan Atomic Energy Agency
Yasuhiro Idomura - Japan Atomic Energy Agency
Virginie Grandgirard - French Alternative Energies and Atomic Energy Commission
Xavier Garbet - French Alternative Energies and Atomic Energy Commission
Click here to download .ics calendar file
